Search this site
Embedded Files
Skip to main content
Skip to navigation
Antares Homepage
Home
CV
Research
Soft Robotics Lab, ETH Zurich
Back Extension Exoskeleton
Pcup Poster
Smart Crutch Controller
UROP Research Work
Soft Actuator Fabrication
Computational Robotics Lab, ETH Zurich
Publications
Internships
Robotic Materials MPI
FESTO R&D Intern
Xeno Dynamics R&D Intern
Extracurricular Activities
Robomaster 2018
MATE ROV 2017
HKUST Internal Competition 2016
Course Projects
Balance Cube Structural Design
Pedal Cart Structural Design
Autonomous Robot Simulation
8 Bit Adder CMOS Design
Glider Performance Analysis
Other Projects for Fun
3D Printers
Omni Directional car Design
3D Print Designs
Antares Homepage
8 Bit Adder CMOS Design
Overview of the project
As part of the course project on VLSI Design, me and my team mates designed an 8-bit Adder using cadence. I was in charge of the Silicon Layout Design.
I was able to design a compact layout occupying the smallest area in the class.
Layout of the 8-Bit Ripple Carry Adder
layout of the 8-Bit Carry Bypass Adder
Layout of the 8-Bit NAND Gate
Layout of the Full Adder with XOR Output
Layout of 2-1 Mux
Layout of Inverter
Layout of NAND Gate
Back to Home
Back to Course Projects
Google Sites
Report abuse
Page details
Page updated
Google Sites
Report abuse